Increasing the memory density and utilizing the unique characteristics of ferroelectric devices is important in making ferroelectric memory devices more desirable to the consumer. This paper describes the characterization of a design that allows multiple levels to be stored in a ferroelectric based memory cell. It can be used to store multiple bits or analog values in a high speed nonvolatile memory. The design utilizes the hysteresis characteristic of ferroelectric transistors to store an analog value in the memory cell. The design also compensates for the decay of the polarization of the ferroelectric material over time. This is done by utilizing a pair of ferroelectric transistors to store the data. One transistor is used a reference to determine the amount of decay that has occurred since the pair was programmed. The second transistor stores the analog value as a polarization value between zero and saturated. The design allows digital data to be stored as multiple bits in each memory cell. The number of bits per cell that can be stored will vary with the decay rate of the ferroelectric transistors and the repeatability of polarization between transistors. This paper presents measurements of an actual prototype memory cell. This prototype is not a complete implementation of a device, but instead, a prototype of the storage and retrieval portion of an actual device. The performance of this prototype is presented with the projected performance of the overall device. This memory design will be useful because it allows higher memory density, compensates for the environmental and ferroelectric aging processes, allows analog values to be directly stored in memory, compensates for the thermal and radiation environments associated with space operations, and relies only on existing technologies.
INTRODUCTION
Ferroelectric based memory needs to increase its density to make it attractive for many applications now dominated by volatile RAM and FLASH memory. One way to increase density is to make the size of the memory cell smaller. Another way is to store more data in the existing cells. This paper looks at increasing the memory density by storing multiple bits or analog values in a memory cell made up of two ferroelectric transistors. This design has been previously presented [1] and NASA has applied for a patent for this technology [2] . The design utilizes the remnant polarization associated with ferroelectric field effect transistors to store data. Most FeRAM devices store data as saturated values of positive and negative polarization. This design instead utilizes the remnant drain current between zero and saturation. This has not been done in the past because the remnant drain current decays over time. The rate of decay also depends on the temperature. To overcome this, the design utilizes two FeFET transistors in the memory cell. One stores the data the other is set at saturation and is used as a reference to reconstruct the original data stored in the other transistor. This design can store any value between zero and the saturation drain current. This design allows multi-level or analog data to be stored. This design is more complex than multilevel schemes for volatile RAM [3] or ones for FLASH memory [4] , but it allows for potentially greater number of levels. The Ferroelectric Transistors used to make the measurements in this paper were fabricated by Radiant Technologies Inc. of Albuquerque, New Mexico in the mid 1990's. The transistor consists of a 40 micron by 40 micron channel covered with PZT. This is old technology but is adequate to demonstrate the ability to compensate for polarization decay.
DESIGN
The process to store data uses the I-V characteristics of the ferroelectric transistor to store an analog amount of polarization in the ferroelectric material. Figure 1 shows the familiar drain current versus gate voltage characteristics of a FeFET in active mode (with the gate voltage ON).
Because the data retrieval will be done with the gate voltage off Fig. 2 is more useful. This shows the drain current with the gate voltage set to zero. The x-axis shows the gate voltage just prior to being set to zero (Remnant Mode).
If the polarization of the ferroelectric material over the channel did not decay, a single FeFET would be ideal to store multilevel data. Unfortunately, the drain current decays over time. The measured drain current decay is displayed in Fig. 3 .
This makes the retrieved data ambiguous to which level it was originally set to. To overcome this problem, a second FeFET is employed to reconstruct the original data. The second FeFET is set at the saturation level of the transistor at been at room temperature the entire time. This effective time can be used to accurately calculate the original analog value stored. The remnant drain current decays logarithmically with time from the saturation level. This has been measured experimentally on several FeFETs. The equation for the decay from saturation is given by Eq. (1).
Where X is the FeFET drain current after t seconds A is the FeFET saturation drain current B is the decay coefficient For values less than saturation the drain current decays at the rate the saturated transistor would decay at when it would have reached that level.
MULTILEVEL WRITE MODE
The data to be stored would be converted to an analog voltage to be applied to the gate. In the case of an 8 level scheme the total range of the gate voltage would be divided up into 8 distinct levels. For an analog signal the range for the analog signal would be mapped into the range of the gate voltage. For a 4 level scheme a graphic representation is made in Fig. 4 .
For digital data, the write operation is accomplished by the following process. The data to be stored is sent from the computer to a digital to analog circuit. The analog value is a look up table for the level of the digital data. The address of the FeRAM memory cell is sent to an address decode circuit. This circuit selects the appropriate FeFET pair. A saturation voltage is applied to the reference transistor's gate such that the transistor's ferroelectric material is fully polarized. Then the output of the digital to analog circuit is applied to the storage FeFET. This polarizes the ferroelectric material the appropriate amount to set the remnant drain current to the level related to the value to be An equation for the drain current of a non-saturated transistor is given by Eq. (2).
Where X is the drain current value A is the saturation remnant drain current level B is the decay coefficient t is the time since the programming the non-saturated FeFET I is the initial remnant drain current of the FeFET
READ MODE
To read the data, the digital computer selects the address in the FeRAM to read. The address decode circuit selects the appropriate pair of transistor to read. A voltage is applied between the drain and the source and a current sense circuit reads the drain current for both the reference and storage transistors. Because the drain current of the reference transistor started out at saturation, the effective time since it was programmed can be calculated. Given this time, the original value stored in the storage transistor can be reconstructed. The algorithm used to reconstruct the original signal stored in the storage transistor is given by Eq. (3) .
Where X is the analog signal originally stored in the Storage FeFET A is the FeFET saturation drain current B is the FeFET decay coefficient Ic is the drain current measured from the Control FeFET Is is the measured drain current from the Storage FeFET
MEASURED DATA
The data for this research was done with an older FeFET design from Radiant Technologies Inc. It uses a PZT material over the 40 micron channel. The decay rate is very large for this transistor. This allowed significant decay to occur within a reasonable amount of time. In practice, transistors with a much lower decay rate would be used. To allow matching of the characteristics of the reference and storage transistors, the same transistor was utilized for both measurements. The data generally followed the ideal decay rates predicted for the transistor. It became apparent that small errors in programming or reading the data could be magnified when reconstructing two similar drain current levels after a long decay time has occurred. To overcome this, two different multilevel spacing schemes were used to store data. Measurements of each scheme was taken and compared.
MULTI-LEVEL SPACING
Two schemes of multi-level spacing were tested. One used equally spaced levels between zero and saturation. Because of the logarithmic nature of the decay, the errors in reconstructing the original values for higher levels became larger than the spacing between the levels and were unacceptable. A second scheme was tested. The levels were set up logarithmically in the lower half of the range. The reconstructed errors were smaller than the spacing between the levels and deemed acceptable. Figure 5 shows the equally spaced levels for the first scheme. The data was stored in the transistors for up to 100,000 seconds. Because the high decay rate of the transistors used, this equated into the saturated drain current decay approximately 50% over that time. Figure 6 shows the data measured for the reference and for each of eight levels stored in the FeFET.
Equally Spaced Levels
The measured data was used to calculate the apparent original level stored in the transistor using Eq. (3). Because drain current for the upper levels became very close to the reference values, any small errors in writing or reading the data became very significant when reconstructing the original data. The error between the calculated original value and the actual original value was calculated. Figure 7 shows the errors. The lines labeled limit show the maximum error that can be allowed before the reconstructed level is incorrectly reconstructed into the wrong original level. The data clearly shows that measurements exceed these limits for several levels. A second multilevel scheme was tried. This one takes advantage of the logarithmic nature of the decay. The levels were spaced logarithmically over the lower half of the drain current range. The scheme is shown in Fig. 8 .
Measured Drain Current for Equally Spaced Levels

Optimized Spaced Levels
The same measurements were made for this scheme as was for the equally spaced level scheme. Figure 9 shows the measured data. Similar error calculations were made for this scheme. The maximum allowable error varies with each level because the levels are not equally spaced. Figure 10 shows the errors in reconstructing the data.
Recovered Data Error For Logarithmic Spaced Levels
All of the errors were well within the maximum allowable error for each level. This shows that a workable eight level FeFET storage system was demonstrated. The decay rates of the transistors used would only store data for a couple of days. This would not be a practical memory cell, but it demonstrates that the process would work with transistors with much lower decay rates. The system demonstrated faithful reconstruction of the data after the reference value decayed by over 50 percent.
CONCLUSION
The proposed system could allow the density of memory to be increased by a factor of 3 or greater when compared to 1 bit per cell memory. The system allows for accurate reconstruction of the original values stored even after the ferroelectric polarization decays. The number of levels depends mostly on the repeatability of drain current characterization between different transistors on the same die. This technology can significantly out perform multilevel FLASH [5] memories because repeatability of the FeFET characteristics and the nondependence of the slow tunneling currents needed by FLASH memory.
